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Abstract: Velocity saturation as a function of temperature and drain voltage for n-channel MOSFET is investigated. The 
combination of an existing current-voltage (I-V) model, drain source resistance model and a more precise mobility derivation 
gives an accurate representation of velocity saturation as a function of the above parameters. A simplified threshold voltage 
formulation is developed to provide similar accuracy when compared to actual devices. The models show good agreement 
with the experimental data over a wide range of gate and drain bias for 90nm process technology. 
Keywords: Current-voltage, Drain source resistance, MOSFET, Threshold voltage, Velocity saturation.
1. INTRODUCTION 
Velocity saturation in Metal Oxide Semiconductor Field 
Effect Transistor (MOSFET) is a phenomenon which 
occurs in high electric field where the mobility 
degradation causes drift velocity to reach a maximum 
value typically at υsat ≈ 107 cm/s.  The electric field at 
which saturation occurs differs with different 
semiconductors. At high fields up to 106 V/cm [1] in 
nanoelectronic devices, scattering rate of highly energetic 
electrons increases with the average carrier energy. 
Eventually, the carrier loses their energy by optical-
phonon emission nearly as fast as they gain from the 
field. This ultimately increases the transit time of carriers 
through the channel. In the quest to obtain higher speed, 
performance and chip density, the channel length (L) and 
channel width (W) are being scaled down [2]. The basic 
structure of a n-channel MOSFET (NMOS) is shown in 
Figure 1.  
 
 
Figure 1. Basic structure of a NMOS 
As devices are getting smaller and smaller, undesirable 
effects are encountered. In the current 65nm and 90nm 
process technology designs, second order effects such as 
velocity saturation, short channel effect (SCE), channel 
(NWE) are encountered during the design phases [3].  
Velocity saturation particularly affects the drive strength 
in the saturation velocity region. SCE could be ignored in 
previous long channel CMOS generation as the effects is 
not that significant [4].  
The development of
length modulation (CLM) and narrow width effect 
 short channel semi empirical 
m
s 
2. MODEL AND METHODS 
ve mobility, doping 
       
del is derived in this 
odel for nanoscale MOSFET [5-7] has enable an in 
depth investigation on the saturation velocity impact in a 
wider scope. The nanoscale MOSFET has features size 
beyond 50nm and below 100nm for 90nm process 
technology. In this paper, the occurrence of velocity 
saturation, υsat and its impact on electric field, external 
environment and I-V characteristic at different process 
parameters are analyzed and presented. The paper is 
organized as follows. Section 1 gives a deeper insight 
onto velocity saturation and its limitation that was 
highlighted by several researchers [8-10] as well as the  
key contribution. A detailed description on the model
used is presented in Section 2. Results are presented and 
discussed in Section 3. Section 4 concludes the study. 
Threshold voltage, effecti
concentration, diffused junction depth, gate oxide 
thickness, gate oxide capacitance and others related 
physical parameter are  extracted from the experimental 
data generated from the Intel Proprietary Schematic 
Editor and Intel Proprietary Circuit Simulator.  
Subsequently, curves based on the newly developed 
threshold voltage model, effective mobility model and    
I-V model are plotted using Microsoft Excel. The 
velocity longitudinal field equation is then incorporated 
to model the velocity saturation region (VSR).  Finally, 
based on the graphs depicted, the velocity saturation 
relationship between the models is analyzed.   
2.1 The Threshold Voltage Model 
A new effective threshold voltage mo
section based on the long channel device. Several 
modifications are employed to consider the effects of 
SiO2tox
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short and narrow channel effects. There are varieties of 
definition models [11]–[14] which are used to measure 
and predict the threshold voltage model each with its 
unique features and limitations. In this work, the 
threshold voltage equation for n-channel MOSFET with 
n+ polysilicon gate and p-type silicon substrate is defined 
as 
 
( )2 2
2
Si A f
T f FB
ox
qN
V V
C
ε φφ= + +   (1) 
where φf  is the   Fermi potential given as 
ln Af
i
NkT
q n
φ ⎛ ⎞= ⎜ ⎟⎝ ⎠
 (2)  
NA is the substrate doping concentration, k is the 
 
Boltzmann’s constant, εSi is the dielectric permittivity of 
the silicon and Cox is the gate oxide capacitance.  The flat 
band voltage, VFB is given as  
ss
FB ms
ox
Q
V
C
φ= −⎜ ⎟⎝ ⎠
 
⎛ ⎞
 (3)  
where φms is the metal-semiconductor work function 
 
difference and Qss is the fixed oxide charge.  As the 
device is scaled down in size, additional effects on VT 
occur. The short channel threshold voltage shift  reducew 
VT  predicted by the long channel.  The threshold voltage 
shift due to short channel effects can be expressed as  
2
1 1jdT dTT for short channel
ox j
rqNx x
V
C L r
⎡ ⎤⎢ ⎥Δ =− + −⎢ ⎥⎣ ⎦
  (4)  
where xdT is the lateral space charge width and r  is the 
 
 
Figure 2. Charge sharing in the short channel threshold 
On the other hand, as the channel width is reduced, the 
threshold voltage is reduced.  This is know as the narrow-
width effect and can be approximated as 
j
diffused junction as shown in Figure 2 below.  
 
voltage model 
 dT dTT for narrow width
ox
qNx x
V
C W
ξ⎡ ⎤Δ =
where ξ is the empirical parameter that account for the 
ape of the fringe depletion region and q is t e electr
charge. The resultant threshold voltage expression that 
take into account the short channel and narrow width 
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The Mobility Model 
The effective mobility of inversion layer carriers is a 
significant factor in the performance of a MOSFET. A 
i-empirical equation is employed to 
model the surface roughness, phonon and coulomb 
physically based sem
scattering. This model is an extension of the work done 
by Schwarz and Russek [15]. The scattering mechanism 
now includes surface roughness and coulombic scattering 
to account for high transverse electric field and high 
doping concentration operation level. Each scattering 
contribution to the effective mobility is calculated 
according to Matthiessen’s rule as depicted below [16]. 
 
1
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eff
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μ μ μ μ
−
⊥
⎡ ⎤= + +⎢ ⎥⎢ ⎥⎣ ⎦
  (7)  
where μc is Coulombic scattering due to doping 
oncentration, μph  is phonon  scattering an
roughness scattering.  The model for effective mobility of 
electron in MOS with (100) plane structure is given as 
c d μsr is surface 
[17] 
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where p is the Fuchs factoring scattering which describe 
ility of diffuse scattering, z is the
inversion layer width, Nf is the interface charge density, 
z is the classical channel width, z  is the quantum 
    (13) 
the probab  averaged 
cl QM
mechanically broadened width due to the two 
dimensional quantization of the energy levels in the 
inversion layer, γ2BH  is the Brooks Herring constant while 
KB, KQM, Ksr, Kc and Kγ are numerical coefficients that 
provide best agreements with the experimental data. The 
normalized temperature, Tn is given by  
                                    
300n
TT =                                   (14) 
2.2 The I-V Model 
stances a
and drain. These source drain resistance has to be taken 
into account as it causes a substantial drain current 
s an RC delay. A physically-based 
There are parasitic resi ssociated with the source 
degradation as well a
source/drain (S/D) series resistance Rds model comprising 
intrinsic and extrinsic component is included.  The model 
is based on the concept introduced by Zhou and Lim [18] 
and  is given by 
2
s / d ext int
j GS T
SR R R
x W V V
ρ υ= + = + −   (15)  
where Rext is the extrinsic resistance, Rint is intrinsic 
resistance, xj is the junction depth, S is the s
thickness and ρ is taken as effective resistivity of the S/D 
regions (including contacts). The I-V model is based on 
d 
being the standard model from deep submicron into 
na
pacer 
the compact model derivation by Xing Zhou et al. [19]. 
The model has similar characteristic as BSIM3v3 
model and comparable to HSPICE level 49. It is selected 
to be the core model formulation since it well considere
noscale CMOS circuit design.  The step by step 
derivation of Ids model including the effect of CLM and 
Rsd is given below.  The initial drain current, Ids when 
source drain resistance is ignored is expressed as  
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  is the smoothing function to replace Vds for a sm
sition from linear to saturation region to form a 
compact model and is given as  
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(16) can be rewritten as 
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moothing funct Ids
early voltage, VAeff. With the inclusion of Equation (17) 
and Equation (18), the drain current is given by  
(1.13) 
where Ideff is the s 0ion for  with effective 
                            ( )1 deffds s / d deff deff
-Field Model 
In order to describe the electric field dependence, the 
velocity model for electron [20-21] is given as  
I
I
R I V
= +                  (19) 
2.4 The Velocity
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where Ec is the critical electric field for velocity 
saturation defined by    
                     (20) 
                                     sat
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The longitudinal electri ross the channel, Ec field ac
be expressed as  
c can 
                               d sd
V IR
E
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DISCUSSION
The simulations cover a wide range of temperatures, 
ablish reliable 
ironment. The short 
3. RESULTS AND  
effective field and parasitic resistance to est
models operating at different env
channel NMOS channel length is 80 nm with the widths 
of 1.3 micron.  Figure 3 gives the variation of the electron 
mobility as a function of effective longitudinal field along 
the channel.   
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Figure 3. Normalized effective mobility versus transverse 
electric field at different temperature 
devices at  and this 
It is shown that for an electric field of 1.0x105 V/cm, 
 77K have a higher effective mobility
(1.14) 
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in
has to be in the range of the process 
m
 turn gives a higher drift velocity. As the temperature is 
increase to 300 K and above, the mobility decreases 
substantially as scattering is far more frequent. Devices at 
low temperature will first gain velocity saturation. The 
drift velocity of electrons at different temperature 
becomes saturates beyond the critical field region at 
1.0x106 V/cm.  
In order to get an overall best fit graph, the velocity 
saturation value 
odel parameter. The velocity saturation is extracted 
from the experimental data by using the I-V models. By 
incorporating the parameter into the velocity model, the 
simulation results illustrate a satisfactory agreement with 
the I-V experimental data across a wide range of gate 
voltage as shown in Figure 4.  
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Figure 4. Comparison of calculated versus measured I-V 
characteristics for a wide range of gate voltage at 
 
The results o estigation with 
mulation model are presented. This includes 
ob
resistivity 3.5e-5 Ω/cm 
f experimental data inv
si
servation in the constant velocity saturation region with 
respect to gate voltage at low and high effective parasitic 
resistance. Parasitic resistances, ρ of 3.5e-5 Ω/m and 
5.5e-5 Ω/m are used. Low parasitic resistance has a 
reduced source drain series resistance, Rsd and this gives a 
higher drain current as shown in Figure 5.  
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Figure 5. Comparison of calculated I-V characteristics 
for a wide range of gate voltage at resistivity 3.5e-5 Ω/cm 
(bold solid line) and 4.5e-5 Ω/cm (in asterix) 
In addition, saturation voltage is reduced. The reason 
for this is that drain current is inversely proportional to 
the drain series resistance. When Rsd is taken into 
consideration, a larger drain and source voltage need to 
be applied to achieve velocity saturation in order to make 
up for the drain and source voltage drop. It is found that 
the drift velocity is affected by the longitudinal electric 
field drop when Rsd  is increased.   
Channel length modulation (CLM) is a non ideal 
characteristic that is present in short channel MOSFET. 
The channel length is modulated by the drain current 
when it is saturated. The current deviate from its ideal I-V 
curve as the average electric field increase with the 
shortening of effective channel length. Figure 6 show the 
comparison of the calculated I-V characteristics for a 
wide range of gate voltage at resistivities of 3.5e-5 Ω/cm 
with and without channel length modulation. 
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Figure 6. Comparison of calculated I-V characteristics 
for a wide range of gate voltage at resistivity 3.5e-5 Ω/cm 
with CLM (pattern) and without CLM (shaded line) 
Notable differences can be found where the saturation 
drain current is predicted higher in the saturation region 
compared to the shaded lines (without CLM) as shown in 
Figure 6. 
4. CONCLUSION 
The analytical and semi empirical models are used to 
investigate the electrical behavior of nanoscale NMOS. 
We have demonstrated that simulation from the I-V 
model is in good agreement with the experimental data. 
The semi empirical formula presented here has allowed 
us to see the impact of velocity saturation. Saturation 
current in the short channel devices no longer has an ideal 
square law dependence predicted for long channel. The 
saturation current is now increasing linearly with gate 
voltage as shown in Figure 7.  
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Figure 7. Normalized saturation drain current                               
versus gate overdrive 
On the other hand, the drain current for short channel 
device under the influence of velocity saturation is lower 
causing a longer switching transition time due to a low 
gate overdrive. The introduction of strained silicon can be 
used to enhance transistor current flow or drive current 
which allow electrons and holes to move smoother at 
higher mobility.  
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